Mixed Signal Design Engineer - time limited contract /​Job ID: JR0010739

Feldkirchen/München
Intel Deutschland GmbH

Job ID: JR0010739

Mixed Signal Design Engineer - time limited contract

Job Description

IMPORTANT:

Please be informed that Intel is proactively trying to find candidates for a this position which is frequently available at Intel. Please note that the position may not be available at this time. If you would be interested in this position should it become available, we would encourage you to apply and our hiring team will be glad to contact you when/if relevant.

  • We are developing the key leading edge high speed Physical Layer Interfaces MIPI-DPHY, MPHY, as well as different Interface IP subsystems for Intel products.
  • We offer you to be part of a development team that ambitiously contribute to shaping and driving the future of the next mobile communication solutions.
  • We are looking for an experienced digital design verification engineer with a strong technical background in design, simulation and verification of advanced digital High Speed Interface circuits in deep-submicron CMOS technologies.
  • You will be part of the PHY/Subsystem development team.


Your responsibilities will include but not be limited to:

  • RTL development in a DF2 environment, RTL coding using VHDL, verilog & systemverilog
  • Custom Analog Circuit design- Mixed signal IF circuit specification and architecture definition
  • Analog / mixed signal modelling
  • Concept definition, circuit schematic capture and simulation
  • Pre and Post-Layout Verification of the analog circuits and the IP top-level
  • Providing input to R2G flow, sdc and reviewing output timing files, supervision of MS/Analog layout-
  • Support lab evaluation and debugging of test chip and product samples
  • Support of product testing and products teams.




Voraussetzungen

Qualifications

University of applied sciences:

  • degree in Electrical Engineering, Applied Physics or Information Technology
  • Work experience at least 5 years or equivalent
  • Experience in industry standard design software /EDA tools for analog design entry, simulation, layout and physical verification Spectre, ADMS, Cadence frame work
  • Experience in complex analog/mixed signal design, modeling and co-verification and architecture
  • Running mixed-signal verification using VCS/XA & AMS
  • Designer to verify functionality with analog blocks
  • Experience in high speed I/O Receiver, Transmitter, DLL, Clock Recovery, Jitter analysis, and Equalization schemes and CMOS High Speed interfaces Serdes,
  • M-Phi, PCIe, at least in 28nm, with devices already in production,
  • M-PHY competence would be a preference
  • Solid experience in 28nm CMOS required, experience in 14nm or FinFet technology desired
  • PLL circuit design would bean asset
  • Fluent English, German would be desired The candidate will work in a multicultural, multisite environment and beside of mastering the mentioned technical skills, he must have evident project team spirit, engagement, communication skills and clear orientation to results

Kontakt für Bewerbung

Germany Hiring

Arbeitsort

Dornacher Str. 1, 85622 Feldkirchen/München

Mehr zum Job

Anzeigenart Stellenangebot
Arbeitszeit Vollzeit
Vertragsart Sonstiges
Berufliche Praxis mit Berufserfahrung
Aus- und Weiterbildung Abschluss Hochschule / Berufsakademie / Duales Studium
Berufskategorie Technische Berufe, Ingenieurwesen / Entwicklung, Konstruktion
Arbeitsort
Dornacher Str. 1, 85622 Feldkirchen/München